

April 2006

OFET [©]

FQP2N60C/FQPF2N60C

2.0A, 600V N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

Features

- $r_{DS(on)} = 4.7\Omega @ V_{GS} = 10 V$
- Low gate charge (typical 8.5 nC)
- Low Crss (typical 4.3 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

| Symbol | Parameter | | FQP2N60C | FQPF2N60C | Units |
|-----------------------------------|---|----------|-------------|-----------|-------|
| V_{DSS} | Drain-Source Voltage | | 600 | | V |
| I _D | Drain Current - Continuous (T _C = 25°C) | | 2.0 | 2.0 * | Α |
| | - Continuous (T _C = 100°C |) | 1.35 | 1.35 * | Α |
| I _{DM} | Drain Current - Pulsed | (Note 1) | 8 | 8 * | Α |
| V_{GSS} | Gate-Source Voltage | | ± 30 | | V |
| E _{AS} | Single Pulsed Avalanche Energy | (Note 2) | 120 | | mJ |
| I _{AR} | Avalanche Current | (Note 1) | 2.0 | | Α |
| E _{AR} | Repetitive Avalanche Energy | (Note 1) | 5.4 | | mJ |
| dv/dt | Peak Diode Recovery dv/dt (Note 3) | | 4.5 | | V/ns |
| P _D | Power Dissipation (T _C = 25°C) | | 54 | 23 | W |
| | - Derate above 25°C | | 0.43 | 0.18 | W/°C |
| T _J , T _{STG} | Operating and Storage Temperature Range | | -55 to +150 | | °C |
| TL | Maximum lead temperature for soldering purposes, 1/8∀ from case for 5 seconds | | 300 | | °C |

^{*} Drain current limited by maximum junction temperature.

Thermal Characteristics

| Symbol | Parameter | FQP2N60C | FQPF2N60C | Units |
|-----------------|---|----------|-----------|-------|
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case | 2.32 | 5.5 | °C/W |
| $R_{\theta CS}$ | $R_{\theta CS}$ Thermal Resistance, Case-to-Sink Typ. | | | °C/W |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | 62.5 | 62.5 | °C/W |

| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units |
|---|---|---|-----|-----------|-----------|----------|
| Off Cha | aracteristics | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ | 600 | | | V |
| ΔBV _{DSS} / ΔT _J | Breakdown Voltage Temperature Coefficient | I_D = 250 μ A, Referenced to 25°C | | 0.6 | | V/°C |
| I _{DSS} | Zero Gate Voltage Drain Current | V _{DS} = 600 V, V _{GS} = 0 V | | | 1 | μА |
| | | V _{DS} = 480 V, T _C = 125°C | | | 10 | μА |
| I _{GSSF} | Gate-Body Leakage Current, Forward | V _{GS} = 30 V, V _{DS} = 0 V | | | 100 | nA |
| I _{GSSR} | Gate-Body Leakage Current, Reverse | V _{GS} = -30 V, V _{DS} = 0 V | | | -100 | nA |
| On Cha | racteristics | | | | | |
| V _{GS(th)} | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$ | 2.0 | | 4.0 | V |
| r _{DS(on)} | Static Drain-Source On-Resistance | V _{GS} = 10 V, I _D = 1 A | | 3.6 | 4.7 | Ω |
| 9 _{FS} | Forward Transconductance | V _{DS} = 40 V, I _D = 1 A (Note 4) | | 5.0 | | S |
| C _{iss} | Input Capacitance Output Capacitance | V _{DS} = 25 V, V _{GS} = 0 V, f = 1.0 MHz | | 180 20 | 235 25 | pF pF |
| | ic Characteristics Input Capacitance | V 25 V V 0 V | | 180 | 235 | pF |
| C _{rss} | Reverse Transfer Capacitance | f = 1.0 MHZ | | 4.3 | 5.6 | рF |
| Switchi | ing Characteristics | | | | | - |
| t _{d(on)} | Turn-On Delay Time | V _{DD} = 300 V, I _D = 2 A, | | 9 | 28 | ns |
| t _r | Turn-On Rise Time | $R_G = 25 \Omega$ | | 25 | 60 | ns |
| $t_{d(off)}$ | Turn-Off Delay Time | | | 24 | 58 | ns |
| t _f | Turn-Off Fall Time | (Note 4, 5) | | 28 | 66 | ns |
| Qg | Total Gate Charge | $V_{DS} = 480 \text{ V}, I_{D} = 2 \text{ A},$ | | 8.5 | 12 | nC |
| Q_{gs} | Gate-Source Charge | V _{GS} = 10 V | | 1.3 | | nC |
| Q _{gd} | Gate-Drain Charge | (Note 4, 5) | | 4.1 | | nC |
| Drain-S | Source Diode Characteristics a | nd Maximum Ratings | | | | |
| I _S | Maximum Continuous Drain-Source Diode Forward Current | | | | 2 | Α |
| I _{SM} | Maximum Pulsed Drain-Source Diode F | Forward Current | | | 8 | Α |
| V _{SD} | Drain-Source Diode Forward Voltage | $V_{GS} = 0 \text{ V}, I_{S} = 2 \text{ A}$ | | | 1.4 | V |
| t _{rr} | Reverse Recovery Time | V _{GS} = 0 V, I _S = 2 A, | | 230 | | ns |
| ^ | D | dl /dt = 100 A/a | | 4.0 | | _ |

 dI_F / dt = 100 A/ μ s

(Note 4)

1.0

Q_{rr}

Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 56mH, I_{AS} = 2A, V_{DD} = 50V, R_G = 25 Ω, Starting T_J = 25°C 3. I_{SD} ≤ 2A, di/dt ≤ 200A/µs, V_{DD} ≤ BV_{DSS}, Starting T_J = 25°C 4. Pulse Test : Pulse width ≤ 300µs, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

Reverse Recovery Charge

μС

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9-1. Maximum Safe Operating Area for FQP2N60C




Figure 9-2. Maximum Safe Operating Area for FQPF2N60C




Figure 10. Maximum Drain Current vs Case Temperature

Typical Characteristics (Continued)




Figure 11-1. Transient Thermal Response Curve for FQP2N60C






Figure 11-2. Transient Thermal Response Curve for FQPF2N60C


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms





Peak Diode Recovery dv/dt Test Circuit & Waveforms














TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx™ | FAST [®] | ISOPLANAR™ | PowerEdge™ | SuperFET™ |
|-----------------------|---------------------|------------------------|--------------------------|------------------------|
| ActiveArray™ | FASTr™ | LittleFET™ | PowerSaver™ | SuperSOT™-3 |
| Bottomless™ | FPS™ | MICROCOUPLER™ | PowerTrench [®] | SuperSOT™-6 |
| Build it Now™ | FRFET™ | MicroFET™ | QFET [®] | SuperSOT™-8 |
| CoolFET™ | GlobalOptoisolator™ | MicroPak™ | QS™ | SyncFET™ |
| CROSSVOLT™ | GTO™ | MICROWIRE™ | QT Optoelectronics™ | TCM™ |
| DOME™ | HiSeC™ | MSX™ | Quiet Series™ | TinyLogic [®] |
| EcoSPARK™ | I ² C™ | MSXPro™ | RapidConfigure™ | TINYOPTO™ |
| E ² CMOS™ | i-Lo™ | OCX™ | RapidConnect™ | TruTranslation™ |
| EnSigna™ | ImpliedDisconnect™ | OCXPro™ | μSerDes™ | UHC™ |
| FACT™ | IntelliMAX™ | OPTOLOGIC [®] | ScalarPump™ | UltraFET [®] |
| FACT Quiet Series™ | | OPTOPLANAR™ | SILENT SWITCHER® | UniFET™ |
| Aaroos the board Are | und the world TM | PACMAN™ | SMART START™ | VCX™ |
| Across the board. Aro | _ | POP™ | SPM™ | Wire™ |
| The Power Franchise | | Power247™ | Stealth™ | |
| | | | | |

DISCLAIMER

PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER 1TS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

Programmable Active Droop™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |

Rev. I19 www.fairchildsemi.com